NXP Semiconductors /MIMXRT1011 /IOMUXC /SW_MUX_CTL_PAD_GPIO_02

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_02

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_02 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SAI1_RX_SYNC of instance: SAI1

1 (ALT1): Select mux mode: ALT1 mux port: WDOG2_B of instance: WDOG2

2 (ALT2): Select mux mode: ALT2 mux port: FLEXPWM1_PWM0_A of instance: FLEXPWM1

3 (ALT3): Select mux mode: ALT3 mux port: LPI2C1_SCL of instance: LPI2C1

4 (ALT4): Select mux mode: ALT4 mux port: KPP_COL03 of instance: KPP

5 (ALT5): Select mux mode: ALT5 mux port: GPIOMUX_IO02 of instance: GPIOMUX

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_02

Links

() ()